

Lab Report #10

OBJECTIVE: The purpose of this lab was to construct a circuit which acted as a digital calculator. More specifically, the assignment was to create a circuit which was able to take two 8-bit numbers as input and have one of the basic arithmetic operations (addition, subtraction, division, multiplication) act upon those two numbers. The requirements stated that the output must be displayed on 7-segment displays located on the Altera FPGA board.

DESIGN: The general procedure for constructing the circuit is given by the following steps:

1. **Black Box** – The very first thing our group did was to draw a black box of the calculator. This showed simply the inputs and outputs from the board level. This is what gave us a basis to begin brainstorming the inside or the “brains” of the calculator. (*Fig e-1*)
2. **Brainstorming and the “Data Flow Model”** – This part of the project involved conceptualizing the process of turning input into output. It was realized that defining this was crucial at the beginning because it would define how the block diagram would turn out.

For example, we decided the way we wanted to calculator to perform was to calculate all arithmetic operations simultaneously, and then the user selected which information to display. Our block diagram may have turned out differently if we decided we wanted each operation selected first, that way only one operations output is ever being calculated at a time. This is what we mean when we say “Data Flow Model”. (*Fig e-2*)

3. **Block Diagram** – Once the “Data Flow Model” was tested and confirmed to work for one arithmetic operation (addition), the same procedure was carried out on the remaining three operations as well as creating other modules need to complete the design. (*Fig e-3*)
4. **Adder / Subtractor / Multiplier / Divider Module’s** – Each of these modules was implemented by using the built in arithmetic operators (+ , - , * , /) available in Quartus. (*Fig e-4*)
5. **Decoder Module’s** – Each of the decoders operated on the same similar principle with only minor specifics being altered for each arithmetic operation. Examples of differences in code between modules were the number of bits accepted for the input, and, the output configuration for each Hex display. (*Fig e-5*) **Note* -- Because the code is so lengthy, to save space, only the adder decoder is shown in the report, but all the decoders operate on the same principle.**
6. **Encoder Module** – This module takes in input from the user through the use of the push keys on the board and translated it into information used by the multiplexers to select which operations output to push through to the 7-segment displays. The encoder operates on the same principle as the decoder, it just does it in the reverse fashion. (*Fig e-6*)
7. **Multiplexer Module’s** – These modules were all identical. They were used to accept information from the decoders, and also to pass information on the HEX displays once a selection was made by the user through the use of the push keys. (*Fig e-7*)

8. **Operation Selector Module** – This is the module which houses all the “component modules” of the calculator, and is the module where all the “component modules” are wire to one another in order to create the functionality of a calculator. The Operation Selector module can be thought of as the digital calculator existing “digitally” in code, but not yet able to be implement on hardware. For hardware implementation, we needed to next connect the “digital” version of the calculator to the Altera board. For this reason, the Operation Selector module is the layer right below the pin assignments layer, which is the next module we will discuss. (*Fig e-8*)
9. **Pin Assignment Module** – This is the top layer of code, its purpose is to wire (connect) the inputs and outputs of the Altera board, to the inputs and outputs of the operation select module. (*Fig e-9*)
10. **Pin Assignment Functional Simulation** – This functional simulation shows that all functionalities of the calculator are working for all the different combinations of inputs and corresponding outputs. (*Fig e-10*)

HARDWARE:

- Altera Quartus II – Programmable Logic Device Software
- Altera DE2-115 – FPGA Board

EXPERIMENT:

Brainstorming and the “Data Flow Model”

The very first thing our group did when presented with this project was to begin brainstorming and conceptualizing the project at a very “black box” level. (*Fig e-1*) This means to begin first by thinking in terms simply the inputs and outputs of calculator according the specification given by the lab sheet.

After creating the black box diagram, it was soon realized that the main challenge this project presented was the requirement that the HEX displays had to display different types of information at different time’s. We had never been asked to do anything like this on any of our previous labs. After thinking about to tackle that particular problem, it was realized that something would have to “decide” or “select” which input would go to the HEX displays. It was then decided that multiplexers would be used to make this selection.

The next step was to decide exactly how many mux’s there would be, and their position within the calculator. Several configurations were considered, with one being started on, but then discarded due to complications that were realized while building. Finally, what we are calling a “Data Flow Model” was created. (*Fig e-2*)

A Data Flow Model, as we are defining it, means a specific way of handling the flow of information through the circuit. This model is then consistently implemented in the same fashion, across all

similar modules, and all similar groupings of modules. We thought it was very important to define this early on because we felt that the way data flows within the calculator is what essentially describes the requirements of which modules you would end up needing to implement. Following this logic, if one was able to figure out a “cookie cutter” method that handled data in the same way for all the operations, it would be very easy to then instantiate the same modules for each operation (addition, subtraction, multiplication, division).

With that all in mind, we decided to try and implement a method in which all operations were simply performed at the same time, and the user simply selected which operations output they would like to display. We were able to have this happen by using four 4-input Mux’s (one to each hex display) to display the output of the circuit. Every time a user made a selection of an operation, let’s say addition, each one of the Mux’s would only output the information that was related to addition. In this way, the HEX displays only ever received information which was correlated with the KEY the user pressed.

The end result of the brainstorming and data flow model process led us to a top level block diagram (**Fig e-3**) of the calculator which included all the main modules which would enable the calculator to function. It should be noted that at this level, the inner workings of specific modules such as decoders, encoders, mux’s or operations such as adding, dividing etc., were not realized yet.

Testing the Data Flow Model


Once the Data Flow Model (**Fig e-2**) was decided on, and the block diagram was created, one full “flow” of data from input to output was tested in Verilog. This was done by creating only the adder module, its decoder, and the four MUX’s. The purpose of doing this was to test if one decoders data would be able to be selected and then output appropriately across each MUX.

Verilog -- Board Testing -- Troubleshooting

Once the Data Flow Model was confirmed to work, the rest of the components had their modules coded in Verilog and then finally tested by a functional simulation. (**Fig e-10**)

The entire process went quite smoothly with the only significant issue being that we forget that the Altera board is Active Low. This caused us to troubleshoot as to why the pushbutton keys were active the entire time even when we were not pressing them.

Fig e-1
Black Box



This illustration shows the initial Black Box representation of the calculator with only the external inputs and outputs visible.

Fig e-2
Brainstorming and the "Data Flow Model"

Data Flow Model

This illustration demonstrates the basis of operation of the calculator.

This test was done to ensure that when the user made a selection the multiplexers would **output** the information the user **selected**.





Fig e-3
Block Diagram



This illustration shows the fully developed block diagram for the entire calculator after the data flow model was tested.


Fig e-4

Adder / Subtractor / Multiplier / Divider -- Module's

```

1 module adder_simple (A,B,Sum);
2
3 input [7:0] A,B;
4 output [8:0] Sum;
5
6 assign Sum = A + B;
7
8 endmodule
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
```


Fig e-5
Decoder Module's



This illustration shows the Decoder Module for the Adder.

The decoder breaks the users 8-bit numbers into sections of 4 bit's.

Then, each of these 4 bit's are translated into a value to be displayed on a specific HEX.

In the case of the Adder, the maximum number generated from adding two 8-bit Binary numbers is 9-bits. When translated to hexadecimal, this value is 1FE. This only takes 3 displays to show that information so the third display is not needed and therefore blanked out.

This is done by sending 7b'11111111 to the HEX display, which causes all LED's to be turned off, since they are connect to the Altera Board, which is Active Low. Meaning a value of high (or 1) is equivalent to OFF.

Fig e-6
Encoder Module

```
1  module encoder_keys(KEY,choice_made);
2
3  input [3:0]KEY;
4  output [1:0]choice_made;
5  reg [1:0]choice_made;
6
7  always
8  begin
9      casex (KEY[3:0])
10         4'b1111: choice_made = 2'b00;
11         4'b1110: choice_made = 2'b00; // 0
12         4'b1101: choice_made = 2'b01; // 1
13         4'b1011: choice_made = 2'b10; // 2
14         4'b0111: choice_made = 2'b11; // 3
15     endcase
16 end
17
18
19 endmodule
20
21 //-----
22 // Important to remember ::: The Altera Board is ACTIVE LOW :::
23 // Meaning 4'b1111 = A value of ---- all Keys are OFF ----- is sent through
24 // Meaning 4'b1110 = A value of ---- first key (or 0th key) --- is sent through
25 //-----
```

The illustration above shows the Encoder Module.

It has the same functionality as the Decoder except in the reverse fashion whereby it takes information from the board and translates it into information to be used within the module.

Here, each KEY corresponds to a selection of an operation.

*00 = Addition
01 = Subtraction
10 = Multiplication
11 = Division*

Fig e-7
Multiplexer Module's

```
1  module MUX_FOUR_BY_ONE(select,b0,b1,b2,b3,out);
2
3  input [15:0] b0,b1,b2,b3; //Four inputs that accept 8 bit information
4  input [1:0]select;        // The select input is 2 bits
5
6  output reg [6:0] out; // One of the inputs is selected and
7  | | | | | | | // pushed to the output, so the output
8  | | | | | | | // must also be 8 bits
9
10 always
11 begin
12     case(select)
13
14         2'b00: out = b0;
15         2'b01: out = b1;
16         2'b10: out = b2;
17         2'b11: out = b3;
18
19     endcase
20 end
21 // The case statement is always executed
22 // it causes the following desicion to take place
23
24 //             if select = 00
25 //             output = b0
26 //             if select = 01
27 //             output = b1 .. and so on
28
29 endmodule
30
31
32 // start    6:50 PM 5/3/2016
33 // end      5:52 PM 5/4/2016
```

Fig e-8
Operation Selector Module

```
1  module operation_selector (A,B,KEY,mux0,mux1,mux2,mux3,decAhex7,decAhex6,decBhex5,decBhex4);
2
3  input  [7:0]A,B;
4  input  [3:0]KEY;
5  output [6:0]mux0,mux1,mux2,mux3;
6  output [6:0]decAhex7,decAhex6,decBhex5,decBhex4;
7
8
9  //START----- Decoders for Incoming Numbers A and B --
10 //      Group_A_Decoder
11 |      |      |      decoder_A (A,decAhex7,decAhex6);
12 |      |      |      decoder_A (A,decAhex7,decAhex6)
13 |      |      |      wire  [6:0]decAhex7,decAhex6;
14 |      |      |
15 //      Group_B_Decoder
16 |      |      |      decoder_B (B,decBhex5,decBhex4);
17 |      |      |      decoder_B (B,decBhex5,decBhex4)
18 |      |      |      wire  [6:0]decBhex5,decBhex4;
19 //END----- Decoders for Incoming Numbers A and B ----
20
21
22
23 //START----- Encoder for Incoming Keys 3,2,1,0 -----
24 //      Push_Button_Encoder
25 |      |      |      encoder_keys (KEY,choice_made);
26 |      |      |      encoder_keys (KEY,choice_made);
27 |      |      |      wire  [1:0]choice_made;
28 //END----- Encoder for Incoming Keys 3,2,1,0 -----
29
30
31
32
```

The Operation Selector Module is where all the individual modules which make up the calculator are “housed”. It is the “code” representation of the interior graphics of Fig-3.

This module can be considered the digital representation of the entire functioning calculator, but because there is not module which interacts with the board yet, it cannot be tested on the FPGA yet. That is what the Pin Assignment Module is for.

Note* -- Code is continued on the next page.

```

32
33 //START----- Calls for Operations (add/sub/multi/div) Modules --
34 //----- and thier associated Decoders -----
35
36 //ADDER_Call
37 | | | | adder_simple (A,B,Sum);
38 | | | | // adder_simple (A,B,Sum);
39 | | | | wire [8:0]Sum;
40
41 //ADDER_Decoder
42 | | | | decoder_add(Sum,z,addhex0,addhex1,addhex2,addhex3);
43 | | | | // decoder_add(x,z,addhex0,addhex1,addhex2,addhex3);
44 | | | | wire [6:0]addhex0,addhex1,addhex2,addhex3;
45
46 //SUBTRACTOR_Call
47 | | | | subtract_simple (A,B,difference);
48 | | | | // subtract_simple (A,B,difference);
49 | | | | wire[7:0]difference;
50
51 //SUBTRACTOR_Decoder
52 | | | | decoder_sub(A,B,difference,z,subhex0,subhex1,subhex2,subhex3);
53 | | | | // decoder_sub(A,B,x,z,subhex0,subhex1,subhex2,subhex3);
54 | | | | wire [6:0]subhex0,subhex1,subhex2,subhex3;
55
56 //MULTIPLIER_Call
57 | | | | multi_simple (A,B,product);
58 | | | | // multi_simple (A,B,product);
59 | | | | wire[15:0]product;
60
61 //MULTIPLIER_Decoder
62 | | | | decoder_multi(product,z,multihex0,multihex1,multihex2,multihex3);
63 | | | | // decoder_multi(x,z,multihex0,multihex1,multihex2,multihex3);
64 | | | | wire [6:0]multihex0,multihex1,multihex2,multihex3;
65
66 //DIVIDER_Call
67 | | | | divider_simple (A,B,remainder,quotient);
68 | | | | // divider_simple (A,B,remainder,quotient);
69 | | | | wire[7:0]quotient,remainder;
70
71 //DIVIDER_Decoder
72 | | | | decoder_div(quotient,remainder,divhex0,divhex1,divhex2,divhex3);
73 | | | | // decoder_div(quotient,remainder,divhex0,divhex1,divhex2,divhex3);
74 | | | | wire [6:0]divhex0,divhex1,divhex2,divhex3;
75
76 //END----- Calls for Operations (add/sub/multi/div) Modules --
77 //----- and thier associated Decoders -----
78
79 //START----- Multiplexers: -----
80 //----- Each of which output to one particular HEX Display -
81
82
83
84 // MUX to hexZERO
85 | | | | MUX_FOUR_BY_ONE(choice_made,addhex0,subhex0,multihex0,divhex0,mux0);
86
87 // MUX to hexONE
88 | | | | MUX_FOUR_BY_ONE(choice_made,addhex1,subhex1,multihex1,divhex1,mux1);
89
90 // MUX to hexTWO
91 | | | | MUX_FOUR_BY_ONE(choice_made,addhex2,subhex2,multihex2,divhex2,mux2);
92
93 // MUX to hexTHREE
94 | | | | MUX_FOUR_BY_ONE(choice_made,addhex3,subhex3,multihex3,divhex3,mux3);
95 // MUX_FOUR_BY_ONE(select,b0,b1,b2,b3,out);
96
97 //END----- Multiplexers: -----
98 //----- Each of which output to one particular HEX Display -
99
100
101 endmodule


```

Fig e-9
Pin Assignment Module

```
1  module pin_assignments(SW,KEY,HEX7,HEX6,HEX5,HEX4,HEX3,HEX2,HEX1,HEX0,LEDG,LEDR);
2
3  input [15:0]SW;
4  input [3:0]KEY;
5  output[6:0]HEX7,HEX6,HEX5,HEX4,HEX3,HEX2,HEX1,HEX0;
6  output[6:0]LEDG;
7  output[15:0]LEDR;
8
9  assign LEDR[15:0] = SW[15:0];
10 assign LEDG[0] = !KEY[0];
11 assign LEDG[2] = !KEY[1];
12 assign LEDG[4] = !KEY[2];
13 assign LEDG[6] = !KEY[3];
14
15
16
17
18     operation_selector(SW[15:8],SW[7:0],KEY[3:0],HEX0,HEX1,HEX2,HEX3,HEX7,    HEX6,    HEX5,    HEX4);
19 // operation_selector(A,      B,      KEY,      mux0,mux1,mux2,mux3,decAhex7,decAhex6,decBhex5,decBhex4);
20 wire [15:0]SW;
21 wire[3:0]KEY;
22 wire[6:0]HEX7,HEX6,HEX5,HEX4,HEX3,HEX2,HEX1,HEX0;
23
24 endmodule
25
```

This is the top layer of code, its purpose is to wire (connect) the inputs and outputs of the Altera board, to the inputs and outputs of the operation select module.

Fig e-10
Pin Assignment Functional Simulation



POST LAB ANALYSIS:

Comment on the structure of your Verilog implementation. Check “Design Units” under Project Navigator to find all the units that are used in your design. What is each unit and what does it do?

MUX_FOUR_BY_ONE (Verilog HDL entity) – Module which implements a 4x1 Multiplexer

adder_simple (Verilog HDL entity) – Module which implements an adder

subtract_simple (Verilog HDL entity) – Module which implements the subtractor

divider_simple (Verilog HDL entity) – Module which implements the divider

multi_simple (Verilog HDL entity) – Module which implements the multiplier

decoder_A (Verilog HDL entity) – Module which decodes the group A numbers into Hex values

decoder_B (Verilog HDL entity) – Module which decodes the group B numbers into Hex values

decoder_add (Verilog HDL entity) – Module which decodes the addition answer into Hex values

decoder_div (Verilog HDL entity) – Module which decodes the division answer into Hex values

decoder_multi (Verilog HDL entity) – Module which decodes the multiplication answer into Hex values

decoder_sub (Verilog HDL entity) – Module which decodes the subtraction answer into Hex values

encoder_keys (Verilog HDL entity) – Module which encodes the push keys into 2 bit values for the MUX’s select inputs.

multi_simple (Verilog HDL entity) – Module which implements the multiplier

operation_selector (Verilog HDL entity) – Module which “houses” all the component modules of the calculator

pin_assignments (Verilog HDL entity) – Module which connects the pins of the board to the inputs and outputs of the operation selector (digital calculator).

CONCLUSIONS:

As a group we feel that this lab challenged us to bring together every aspect of our knowledge we learned throughout the semester concerning building digital circuits and using Verilog. This project caused us to push our boundaries and come up with solutions for types of problems we had not encountered until now. Our main take away from this experience is the opportunity it granted us to enhance our understanding of how to approach building complex systems involving digital circuits.